Friday, October 29, 2004
Designer puts 96 cores on single chip | Tech News on ZDNet
Designer puts 96 cores on single chip | Tech News on ZDNet: "Chip designer ClearSpeed has put 96 computing cores onto a single semiconductor"
Intel to debut new Itaniums Nov. 8 | CNET News.com
Intel to debut new Itaniums Nov. 8 | CNET News.com: "Next on Intel's agenda is a successor called Montecito due by the end of 2005 and built with a 90-nanometer process that lets more circuitry fit on a single chip. Montecito has dual processing engines, called cores, and each core can run two instruction sequences, called threads. "
Intel plans to introduce five south-bridge chips for Smithfield
Intel plans to introduce five south-bridge chips for Smithfield: "Intel plans to introduce five versions of its ICH7 south-bridge chip for its Smithfield dual-core platform"
Intel plans to introduce five south-bridge chips for Smithfield
Intel plans to introduce five south-bridge chips for Smithfield: "Intel plans to introduce five versions of its ICH7 south-bridge chip for its Smithfield dual-core platform"
Thursday, October 21, 2004
Monday, October 04, 2004
CET Cincinnati | Zinzinnati Reflections
CET Cincinnati | Zinzinnati Reflections: "Until World War I, most telephone operators in Cincinnati were bilingual, often speaking in German more often than English"
Living - The Cincinnati Post
Living - The Cincinnati Post: "There were 32 operating breweries in Over-the-Rhine in the late 19th century."
German American Studies
German American Studies: "More than four Ohioans in 10 report German ancestry and Ohio has the third largest number of people claiming German ancestry, according to the 1980 U.S. Census, but a higher percentage can be found in Cincinnati, where 50% of the population claims German ancestry!"
Travel America: Step up to the plate in Cincinnati: this ever-changing Ohio River city brims with major league fun - City Of The Month
Travel America: Step up to the plate in Cincinnati: this ever-changing Ohio River city brims with major league fun - City Of The Month: "We feasted on German food across the street at the new Hofbrauhaus, the first American outpost of the famed beer hall restaurant in Munich, Germany"
Tuesday, September 28, 2004
Start-up banks on Java hardware boost | CNET News.com
Start-up banks on Java hardware boost | CNET News.com: "Azul's systems plug into existing application servers, which need a minor configuration change to direct Java programs to the Azul JVM rather than the application server's regular version."
Thursday, September 23, 2004
Cory Doctorow: Microsoft Research DRM talk
Cory Doctorow: Microsoft Research DRM talk: "Here are the two most important things to know about computers and the Internet:
A computer is a machine for rearranging bits
The Internet is a machine for moving bits from one place to another very cheaply and quickly "
A computer is a machine for rearranging bits
The Internet is a machine for moving bits from one place to another very cheaply and quickly "
Saturday, September 11, 2004
Sun looks to chip performance to bring brighter days | CNET News.com
Sun looks to chip performance to bring brighter days | CNET News.com: "UltraSparc IV and its descendant, the UltraSparc IV+, due next year, will be the first in the series of new processor offerings, which Sun plans to deliver over the next four years. The company will first boost the clock speed of the UltraSparc IV before moving to a new 90-nanometer design for UltraSparc IV+ next year. The collective improvements are expected to double the chip's performance, Ingram said. Then, during 2006, Sun will bring out two new processors, another dual-core, dubbed Olympus, and a multicore chip capable of handling 32-threads, called Niagara. Rock, designed to be a high-end chip for speeding up applications such as databases, will arrive in 2008, Ingram said. "
Tuesday, August 31, 2004
Wednesday, June 30, 2004
The software side of Intel | CNET News.com
The software side of Intel | CNET News.com: "Best known for processors that have been at the heart of the PC industry for more than 20 years, Intel has quietly amassed an army of more than 8,000 software engineers, according to sources familiar with the company. "
Wednesday, June 23, 2004
Ars Technica: The Future of Prescott - Page 1 - (6/2004)
Ars Technica: The Future of Prescott - Page 1 - (6/2004): "IBM's POWER5 uses hyperthreading, and it certainly doesn't have the outrageous 31-stage pipeline length of Prescott. In fact, the POWER5's 16-stage pipeline isn't much longer than the Pentium M's speculated pipeline length of 12 to 14 stages. I say this only to illustrate the point that there's nothing in the lower number of pipeline stages that somehow magically makes the Pentium M a poor candidate for hyperthreading."
Monday, June 07, 2004
LinuxDevCenter.com: Tales of Optimization and Troubleshooting [Jun. 03, 2004]
LinuxDevCenter.com: Tales of Optimization and Troubleshooting [Jun. 03, 2004]: "Tales of Optimization and Troubleshooting"
Thursday, June 03, 2004
NewsForge | Analysis: New Fujitsu deal looks like smart long-term move for Sun
NewsForge | Analysis: New Fujitsu deal looks like smart long-term move for Sun: "The key point regarding Tuesday's news is that Sun and Fujitsu also have collaborated for years on the design and production of the carrier-grade UltraSPARC chip architecture they each use in their enterprise servers. This is part of the technology foundation they will use to create the new product line, which could boost the fortunes of Sun in a big way. McNealy said the APLs will provide 10 to 20 times the throughput and storage capacity of the older servers.
Sun needs to offload this new work because it wants to focus more resources on a couple of even more advanced enterprise projects: the new multithreaded Rock and Niagara chips, which are expected to be introduced in 2006. "
Sun needs to offload this new work because it wants to focus more resources on a couple of even more advanced enterprise projects: the new multithreaded Rock and Niagara chips, which are expected to be introduced in 2006. "
Saturday, May 29, 2004
Tuesday, May 25, 2004
Friday, May 21, 2004
Intel MFG
Intel Will Not Enable 64-Bits in Existing Prescott Cores: "By 3Q 2004, we'll see chip volume from Intel's 90nm process technology surpassing the 130nm technology volume. Regarding Intel's 300mm wafer production, Barrett says Intel is 10 times ahead of the competition in CPU manufacturing and fab capability, yielding sizable cost reductions and competitive advantages. The 130nm process generation will still be manufacturing in declining volume through early 2005, and by mid-2005 we'll see the 65nm technology emerge in products. Using a ballpoint pen tip that's about 1 square millimeter in size, Barrett said a 65nm static ram cell is about 10000 times smaller, or about one half a square micron, and Intel can put about 10M transistors in a square millimeter, or 1B transistors per square centimeter if building SRAM alone, though packing densities would be quite so high for a full microprocessor design. Intel has developed 75 Mbit SRAMs on 65nm technology in their labs. At the 65nm process level, the gate length is about 30nm. "
Subscribe to:
Posts (Atom)